Regviz

Espressif Systems /ESP32-C3 /SYSTEM /PERIP_CLK_EN1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PERIP_CLK_EN1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C3/SYSTEM/PERIP_CLK_EN1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CRYPTO_AES_CLK_EN)CRYPTO_AES_CLK_EN 0 (CRYPTO_SHA_CLK_EN)CRYPTO_SHA_CLK_EN 0 (CRYPTO_RSA_CLK_EN)CRYPTO_RSA_CLK_EN 0 (CRYPTO_DS_CLK_EN)CRYPTO_DS_CLK_EN 0 (CRYPTO_HMAC_CLK_EN)CRYPTO_HMAC_CLK_EN 0 (DMA_CLK_EN)DMA_CLK_EN 0 (SDIO_HOST_CLK_EN)SDIO_HOST_CLK_EN 0 (LCD_CAM_CLK_EN)LCD_CAM_CLK_EN 0 (UART2_CLK_EN)UART2_CLK_EN 0 (TSENS_CLK_EN)TSENS_CLK_EN

Description

peripheral clock gating register

Fields

CRYPTO_AES_CLK_EN

reg_crypto_aes_clk_en
CRYPTO_SHA_CLK_EN

reg_crypto_sha_clk_en
CRYPTO_RSA_CLK_EN

reg_crypto_rsa_clk_en
CRYPTO_DS_CLK_EN

reg_crypto_ds_clk_en
CRYPTO_HMAC_CLK_EN

reg_crypto_hmac_clk_en
DMA_CLK_EN

reg_dma_clk_en
SDIO_HOST_CLK_EN

reg_sdio_host_clk_en
LCD_CAM_CLK_EN

reg_lcd_cam_clk_en
UART2_CLK_EN

reg_uart2_clk_en
TSENS_CLK_EN

reg_tsens_clk_en

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/espressif/svd